

Semiconductor Models in NG-Spice

This table is distributed in the hope that it will be useful, but without any warranty; without even the implied warranty of merchantability for fitness for a particular purpose.

Copyright © 2004 Peter Kaiser; www. easy-asic.de or peter@easy-asic.de

Model	Level	Name	Documentation		Gnucap	Hspice	Pspice
BJT	1	BJT	Default Spice 3F5	[1]			
	2	BJT2					
	4	VBIC					
JFET	1	JFET	Default Spice 3F5	[1]			
	2	JFET2					
MESFET	1	MES	Default Spice 3F5	[1]			
	2	MESA					
	3	MESA					
	4	MESA					
	5	HFET1					
	6	HFET2					
MOS	1	MOS1	Default Spice 3F5 MOS 1	[1]	1	1	1
	2	MOS2	Default Spice 3F5 MOS 2	[1]	2	2	2
	3	MOS3	Default Spice 3F5 MOS 3	[1]	3	3	3
	4	BSIM1	Default Spice 3F5 BSIM 1	[1]	4	13	4
	5	BSIM2	Default Spice 3F5 BSIM 2	[1]	5	39	
	6	MOS6	Default Spice 3F5 MOS 6	[1]	6		
	7	MOS7	?				
	8	BSIM3	BSIM 3V3.2.4	[2]	8	53 (49)	7
	9	MOS9	?				
	10	B3SOI		[2]		57	
	14	BSIM4		[2]	10	54	
	15	BSIM5					
	16	BSIM6					
	29	B3SOIPD					
	30	B3SOIFD					
	31	B3SOIDD					
	44	EKV		[3]			
49	BSIM3v1S						
50	BSIM3v1		[2]				
51	BSIM3v1A						
52	BSIM3v0		[2]				
60	SOI						
61	SOI2						
62	SOI3						
64	HiSIM1						

Documentation available at:

[1] Spice user manual:	ftp://ic.eecs.berkeley.edu/pub/Spice3/
	http://newton.ex.ac.uk/teaching/CDHW/Electronics2/userguide/
[2] BSIM home page:	http://www-device.eecs.berkeley.edu/~bsim3/
[3] EKV home page:	http://legwww.epfl.ch/ekv/index.html